Rapid Prototyping of Digital Systems [electronic resource] / by James O. Hamblen, Tyson S. Hall, Michael D. Furman.

By: Hamblen, James O [author.]Contributor(s): Hall, Tyson S [author.] | Furman, Michael D [author.] | SpringerLink (Online service)Material type: TextTextLanguage: English Publisher: Boston, MA : Springer US, 2008Description: XVII, 411p. online resourceContent type: text Media type: computer Carrier type: online resourceISBN: 9780387726717Subject(s): Engineering | Computer aided design | Engineering design | Computer engineering | Systems engineering | Engineering | Circuits and Systems | Computer-Aided Engineering (CAD, CAE) and Design | Engineering Design | Electrical EngineeringAdditional physical formats: Printed edition:: No titleDDC classification: 621.3815 LOC classification: TK7888.4Online resources: Click here to access online
Contents:
Tutorial I: The 15 Minute Design -- FPGA Development Board Hardware and I/O Features -- Programmable Logic Technology -- Tutorial II: Sequential Design and Hierarchy -- FPGAcore Library Functions -- Using VHDL for Synthesis of Digital Hardware -- Using Verilog for Synthesis of Digital Hardware -- State Machine Design: The Electric Train Controller -- A Simple Computer Design: The ?P 3 -- VGA Video Display Generation using FPGAs -- Interfacing to the PS/2 Keyboard and Mouse -- Legacy Digital I/O Interfacing Standards -- FPGA Robotics Projects -- A RISC Design: Synthesis of the MIPS Processor Core -- Introducing System-on-a-Programmable-Chip -- Tutorial III: Nios II Processor Software Development -- Tutorial IV: Nios II Processor Hardware Design -- Operating System Support for SOPC Design.
In: Springer eBooksSummary: RAPID PROTOTYPING OF DIGITAL SYSTEMS provides an exciting and challenging environment for rapidly adapting System-on-a-Programmable Chip (SOPC) technology to existing designs or integrating the new design methods into a laboratory component for digital logic, computer and embedded-design curriculums. New to this edition is an introduction to embedded operating systems for SOPC designs. Featuring four accelerated tutorials on the Quartus II and Nios II design environments, this edition progresses from introductory programmable logic to full-scale SOPC design seamlessly integrating hardware implementation, software development, operating system support, state-of-the-art I/O, and IP cores. This edition features Altera's new 7.1 Quartus II CAD and Nios II SOPC tools and includes projects for Altera's DE1, DE2, UP3, UP2, and UP1 FPGA development boards.
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)
No physical items for this record

Tutorial I: The 15 Minute Design -- FPGA Development Board Hardware and I/O Features -- Programmable Logic Technology -- Tutorial II: Sequential Design and Hierarchy -- FPGAcore Library Functions -- Using VHDL for Synthesis of Digital Hardware -- Using Verilog for Synthesis of Digital Hardware -- State Machine Design: The Electric Train Controller -- A Simple Computer Design: The ?P 3 -- VGA Video Display Generation using FPGAs -- Interfacing to the PS/2 Keyboard and Mouse -- Legacy Digital I/O Interfacing Standards -- FPGA Robotics Projects -- A RISC Design: Synthesis of the MIPS Processor Core -- Introducing System-on-a-Programmable-Chip -- Tutorial III: Nios II Processor Software Development -- Tutorial IV: Nios II Processor Hardware Design -- Operating System Support for SOPC Design.

RAPID PROTOTYPING OF DIGITAL SYSTEMS provides an exciting and challenging environment for rapidly adapting System-on-a-Programmable Chip (SOPC) technology to existing designs or integrating the new design methods into a laboratory component for digital logic, computer and embedded-design curriculums. New to this edition is an introduction to embedded operating systems for SOPC designs. Featuring four accelerated tutorials on the Quartus II and Nios II design environments, this edition progresses from introductory programmable logic to full-scale SOPC design seamlessly integrating hardware implementation, software development, operating system support, state-of-the-art I/O, and IP cores. This edition features Altera's new 7.1 Quartus II CAD and Nios II SOPC tools and includes projects for Altera's DE1, DE2, UP3, UP2, and UP1 FPGA development boards.

There are no comments on this title.

to post a comment.

Implemented and Maintained by Biju Patnaik Central Library.
For any Suggestions/Query Contact to library or Email: library@nitrkl.ac.in OR bpcl-cir@nitrkl.ac.in. Ph:91+6612462103
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.

Powered by Koha