Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms [electronic resource] / edited by Zhe Ma, Pol Marchal, Daniele Paolo Scarpazza, Peng Yang, Chun Wong, José Ignacio Gómez, Stefaan Himpe, Chantal Ykman- Couvreur, Francky Catthoor.

By: Ma, Zhe [editor.]Contributor(s): Marchal, Pol [editor.] | Scarpazza, Daniele Paolo [editor.] | Yang, Peng [editor.] | Wong, Chun [editor.] | Gómez, José Ignacio [editor.] | Himpe, Stefaan [editor.] | Couvreur, Chantal Ykman- [editor.] | Catthoor, Francky [editor.] | SpringerLink (Online service)Material type: TextTextLanguage: English Publisher: Dordrecht : Springer Netherlands, 2007Description: XII, 264 p. online resourceContent type: text Media type: computer Carrier type: online resourceISBN: 9781402063442Subject(s): Engineering | Computer science | Computer vision | Computer aided design | Systems engineering | Engineering | Circuits and Systems | Computer-Aided Engineering (CAD, CAE) and Design | Programming Languages, Compilers, Interpreters | Processor Architectures | Image Processing and Computer VisionAdditional physical formats: Printed edition:: No titleDDC classification: 621.3815 LOC classification: TK7888.4Online resources: Click here to access online
Contents:
Related Work -- System Model and Work Flow -- Basic Design-Time Scheduling -- Scalable Design-Time Scheduling -- Fast and Scalable Run-time Scheduling -- Handling of Multidimensional Pareto Curves -- Run-Time Software Multithreading -- Fast Source-level Performance Estimation -- Handling of Task-Level Data Communication and Storage -- Demonstration on Heterogeneous Multiprocessor SoCs -- Conclusions and future research work.
In: Springer eBooksSummary: Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms gives an overview of the state-of-the-art in system-level design trade-off explorations for concurrent tasks running on embedded heterogeneous multiple processors. The targeted application domain covers complex embedded real-time multi-media and communication applications. Many of these applications are concurrent in the sense that multiple subsystems can be running simultaneously. Also, these applications are so dynamic at run-time that the designs based on the worst case execution times are inefficient in terms of resource allocation (e.g., energy budgets). A novel systematical approach is clearly necessary in the area of system-level design for the embedded systems where those concurrent and dynamic applications are mapped. This material is mainly based on research at IMEC and its international university network partners in this area in the period 1997-2006. In order to deal with the concurrent and dynamic behaviors in an energy-performance optimal way, we have adopted a hierarchical system model (i.e., the gray-box model) that can both exhibit the sufficient detail of the applications for design-time analysis and hide unnecessary detail for a low-overhead run-time management. We have also developed a well-balanced design-time/run-time combined task scheduling methodology to explore the trade-off space at design-time and efficiently handle the system adaptations at run-time. Moreover, we have identified the connection between task-level memory/communication management and task scheduling and illustrated how to perform the task-level memory/communication management in order to obtain the design constraints that enable the this connection. A fast approach is also shown to estimate at the system-level, the energy and performance characterization of applications executing on the target platform processors.
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)
No physical items for this record

Related Work -- System Model and Work Flow -- Basic Design-Time Scheduling -- Scalable Design-Time Scheduling -- Fast and Scalable Run-time Scheduling -- Handling of Multidimensional Pareto Curves -- Run-Time Software Multithreading -- Fast Source-level Performance Estimation -- Handling of Task-Level Data Communication and Storage -- Demonstration on Heterogeneous Multiprocessor SoCs -- Conclusions and future research work.

Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms gives an overview of the state-of-the-art in system-level design trade-off explorations for concurrent tasks running on embedded heterogeneous multiple processors. The targeted application domain covers complex embedded real-time multi-media and communication applications. Many of these applications are concurrent in the sense that multiple subsystems can be running simultaneously. Also, these applications are so dynamic at run-time that the designs based on the worst case execution times are inefficient in terms of resource allocation (e.g., energy budgets). A novel systematical approach is clearly necessary in the area of system-level design for the embedded systems where those concurrent and dynamic applications are mapped. This material is mainly based on research at IMEC and its international university network partners in this area in the period 1997-2006. In order to deal with the concurrent and dynamic behaviors in an energy-performance optimal way, we have adopted a hierarchical system model (i.e., the gray-box model) that can both exhibit the sufficient detail of the applications for design-time analysis and hide unnecessary detail for a low-overhead run-time management. We have also developed a well-balanced design-time/run-time combined task scheduling methodology to explore the trade-off space at design-time and efficiently handle the system adaptations at run-time. Moreover, we have identified the connection between task-level memory/communication management and task scheduling and illustrated how to perform the task-level memory/communication management in order to obtain the design constraints that enable the this connection. A fast approach is also shown to estimate at the system-level, the energy and performance characterization of applications executing on the target platform processors.

There are no comments on this title.

to post a comment.

Implemented and Maintained by Biju Patnaik Central Library.
For any Suggestions/Query Contact to library or Email: library@nitrkl.ac.in OR bpcl-cir@nitrkl.ac.in. Ph:91+6612462103
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.

Powered by Koha