Normal view MARC view ISBD view

Low-power design of nanometer FPGAs [electronic resource] : architecture and EDA / by Hassan Hassan, Mohab Anis.

By: Hassan, Hassan, 1979-.
Contributor(s): Anis, Mohab.
Material type: materialTypeLabelBookSeries: Morgan Kaufmann series in systems on silicon: Publisher: Amsterdam ; Boston : Burlington, MA : Elsevier ; Morgan Kaufmann, c2010Description: 1 online resource (xiv, 241 p.) : ill.ISBN: 9780080922348 (electronic bk.); 0080922341 (electronic bk.); 0123744385 (hbk.); 9780123744388 (hbk.).Subject(s): Field programmable gate arrays -- Computer-aided design | Nanoelectromechanical systems -- Computer-aided design | Low voltage integrated circuits -- Computer-aided design | Integrated circuits -- Very large scale integration | TECHNOLOGY & ENGINEERING -- Electronics -- Circuits -- VLSI & ULSI | TECHNOLOGY & ENGINEERING -- Electronics -- Circuits -- Logic | COMPUTERS -- Logic DesignGenre/Form: Electronic books.DDC classification: 621.395 Online resources: ScienceDirect
Contents:
FPGA Architectures -- Power Consumption in Nanometer FPGAs -- Power Modeling and Estimation Techniques in FPGAs -- Dynamic Power Reduction -- Leakage Power Reduction -- Low-Power FPGA Design in Future CMOS Technologies.
Summary: Field Programmable Gate Arrays (FPGAs) have become very popular as embedded components on computing platforms. An FPGA is a viable, reprogrammable design approach that provides a fast time-to-market alternative to Application Specific Integrated Circuits (ASICs). Since FPGA implementations can be customized to fit for any application, their versatility leads to performance gains, and enables reuse of expensive silicon. Although high performance can be achieved in FPGAs, their high levels of power consumption pose a critical design challenge. This book will be an invaluable reference for researchers and practicing engineers concerned with power-efficient, FPGA design. State-of-the-art power reduction techniques for FPGAs will be described and compared. These techniques will be applied at the circuit, architecture, and electronic design automation levels to describe both the dynamic and leakage power sources and enable strategies for codesign. Design perspective on low-power FPGAs ... low-power techniques presented at key FPGA design levels for circuits, architectures, and electronic design automation, form critical, "bridge" guidelines for codesign; Low-leakage design in FPGAs ... comprehensive review of leakage-tolerant techniques empowers designers to minimize power dissipation; FPGA power estimation techniques ... provides valuable tools for estimating power efficiency/savings of current, low-power FPGA design techniques.
Tags from this library: No tags from this library for this title. Log in to add tags.
    average rating: 0.0 (0 votes)
No physical items for this record

Includes bibliographical references (p. 221-235) and index.

Field Programmable Gate Arrays (FPGAs) have become very popular as embedded components on computing platforms. An FPGA is a viable, reprogrammable design approach that provides a fast time-to-market alternative to Application Specific Integrated Circuits (ASICs). Since FPGA implementations can be customized to fit for any application, their versatility leads to performance gains, and enables reuse of expensive silicon. Although high performance can be achieved in FPGAs, their high levels of power consumption pose a critical design challenge. This book will be an invaluable reference for researchers and practicing engineers concerned with power-efficient, FPGA design. State-of-the-art power reduction techniques for FPGAs will be described and compared. These techniques will be applied at the circuit, architecture, and electronic design automation levels to describe both the dynamic and leakage power sources and enable strategies for codesign. Design perspective on low-power FPGAs ... low-power techniques presented at key FPGA design levels for circuits, architectures, and electronic design automation, form critical, "bridge" guidelines for codesign; Low-leakage design in FPGAs ... comprehensive review of leakage-tolerant techniques empowers designers to minimize power dissipation; FPGA power estimation techniques ... provides valuable tools for estimating power efficiency/savings of current, low-power FPGA design techniques.

FPGA Architectures -- Power Consumption in Nanometer FPGAs -- Power Modeling and Estimation Techniques in FPGAs -- Dynamic Power Reduction -- Leakage Power Reduction -- Low-Power FPGA Design in Future CMOS Technologies.

Description based on print version record.

There are no comments for this item.

Log in to your account to post a comment.


Implemented and Maintained by Biju Patnaik Central Library.
For any Suggestions/Query Contact to library or Email: library@nitrkl.ac.in OR bpcl-cir@nitrkl.ac.in. Ph:91+6612462103
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.

Powered by Koha