Introduction to Advanced System-on-Chip Test Design and Optimization [electronic resource] / by Erik Larsson.

By: Larsson, Erik [author.]Contributor(s): SpringerLink (Online service)Material type: TextTextLanguage: English Series: Frontiers in Electronic Testing: 29Publisher: Boston, MA : Springer US, 2005Description: XX, 388 p. online resourceContent type: text Media type: computer Carrier type: online resourceISBN: 9780387256245Subject(s): Engineering | Engineering design | Electronics | Optical materials | Engineering | Electronic and Computer Engineering | Electronics and Microelectronics, Instrumentation | Engineering Design | Optical and Electronic MaterialsAdditional physical formats: Printed edition:: No titleDDC classification: 621.3 LOC classification: TK1-9971Online resources: Click here to access online
Contents:
Testing Concepts -- Design Flow -- Design for Test -- Boundary Scan -- SOC Design for Testability -- System Modeling -- Test Conflicts -- Test Power Dissipation -- Test Access Mechanism -- Test Scheduling -- SOC Test Applications -- A Reconfigurable Power-Conscious Core Wrapper and its Application to System-on-Chip Test Scheduling -- An Integrated Framework for the Design and Optimization of SOC Test Solutions -- Efficient Test Solutions for Core-Based Designs -- Core Selection in the SOC Test Design-Flow -- Defect-Aware Test Scheduling -- An Integrated Technique for Test Vector Selection and Test Scheduling under ATE Memory Depth Constraint.
In: Springer eBooksSummary: SOC test design and its optimization is the topic of Introduction to Advanced System-on-Chip Test Design and Optimization. It gives an introduction to testing, describes the problems related to SOC testing, discusses the modeling granularity and the implementation into EDA (electronic design automation) tools. The book is divided into three sections: i) test concepts, ii) SOC design for test, and iii) SOC test applications. The first part covers an introduction into test problems including faults, fault types, design-flow, design-for-test techniques such as scan-testing and Boundary Scan. The second part of the book discusses SOC related problems such as system modeling, test conflicts, power consumption, test access mechanism design, test scheduling and defect-oriented scheduling. Finally, the third part focuses on SOC applications, such as integrated test scheduling and TAM design, defect-oriented scheduling, and integrating test design with the core selection process.
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)
No physical items for this record

Testing Concepts -- Design Flow -- Design for Test -- Boundary Scan -- SOC Design for Testability -- System Modeling -- Test Conflicts -- Test Power Dissipation -- Test Access Mechanism -- Test Scheduling -- SOC Test Applications -- A Reconfigurable Power-Conscious Core Wrapper and its Application to System-on-Chip Test Scheduling -- An Integrated Framework for the Design and Optimization of SOC Test Solutions -- Efficient Test Solutions for Core-Based Designs -- Core Selection in the SOC Test Design-Flow -- Defect-Aware Test Scheduling -- An Integrated Technique for Test Vector Selection and Test Scheduling under ATE Memory Depth Constraint.

SOC test design and its optimization is the topic of Introduction to Advanced System-on-Chip Test Design and Optimization. It gives an introduction to testing, describes the problems related to SOC testing, discusses the modeling granularity and the implementation into EDA (electronic design automation) tools. The book is divided into three sections: i) test concepts, ii) SOC design for test, and iii) SOC test applications. The first part covers an introduction into test problems including faults, fault types, design-flow, design-for-test techniques such as scan-testing and Boundary Scan. The second part of the book discusses SOC related problems such as system modeling, test conflicts, power consumption, test access mechanism design, test scheduling and defect-oriented scheduling. Finally, the third part focuses on SOC applications, such as integrated test scheduling and TAM design, defect-oriented scheduling, and integrating test design with the core selection process.

There are no comments on this title.

to post a comment.


Implemented and Maintained by Biju Patnaik Central Library.
For any Suggestions/Query Contact to library or Email: library@nitrkl.ac.in OR bpcl-cir@nitrkl.ac.in. Ph:91+6612462103
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.

Powered by Koha