Normal view MARC view ISBD view

VLSI Physical Design: From Graph Partitioning to Timing Closure [electronic resource] / by Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu.

By: Kahng, Andrew B [author.].
Contributor(s): Lienig, Jens [author.] | Markov, Igor L [author.] | Hu, Jin [author.] | SpringerLink (Online service).
Material type: materialTypeLabelBookPublisher: Dordrecht : Springer Netherlands, 2011Description: XII, 310 p. 150 illus. online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9789048195916.Subject(s): Engineering | Logic design | Computer aided design | Electronics | Systems engineering | Engineering | Circuits and Systems | Logic Design | Electronics and Microelectronics, Instrumentation | Computer-Aided Engineering (CAD, CAE) and DesignDDC classification: 621.3815 Online resources: Click here to access online In: Springer eBooksSummary: Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. Modern chip design has become so complex that it is largely performed by specialized software, which is frequently updated to address advances in semiconductor technologies and increased problem complexities. A user of such software needs a high-level understanding of the underlying mathematical models and algorithms. On the other hand, a developer of such software must have a keen understanding of computer science aspects, including algorithmic performance bottlenecks and how various algorithms operate and interact. VLSI Physical Design: From Graph Partitioning to Timing Closure introduces and compares algorithms that are used during the physical design phase of integrated-circuit design, wherein a geometric chip layout is produced starting from an abstract circuit design. The emphasis is on essential and fundamental techniques, ranging from hypergraph partitioning and circuit placement to timing closure.
Tags from this library: No tags from this library for this title. Log in to add tags.
    average rating: 0.0 (0 votes)
No physical items for this record

Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. Modern chip design has become so complex that it is largely performed by specialized software, which is frequently updated to address advances in semiconductor technologies and increased problem complexities. A user of such software needs a high-level understanding of the underlying mathematical models and algorithms. On the other hand, a developer of such software must have a keen understanding of computer science aspects, including algorithmic performance bottlenecks and how various algorithms operate and interact. VLSI Physical Design: From Graph Partitioning to Timing Closure introduces and compares algorithms that are used during the physical design phase of integrated-circuit design, wherein a geometric chip layout is produced starting from an abstract circuit design. The emphasis is on essential and fundamental techniques, ranging from hypergraph partitioning and circuit placement to timing closure.

There are no comments for this item.

Log in to your account to post a comment.


Implemented and Maintained by Biju Patnaik Central Library.
For any Suggestions/Query Contact to library or Email: library@nitrkl.ac.in OR bpcl-cir@nitrkl.ac.in. Ph:91+6612462103
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.

Powered by Koha