Hardware Based Packet Classification for High Speed Internet Routers [electronic resource] / by Chad R. Meiners, Alex X. Liu, Eric Torng.

By: Meiners, Chad R [author.]Contributor(s): Liu, Alex X [author.] | Torng, Eric [author.] | SpringerLink (Online service)Material type: TextTextLanguage: English Publisher: Boston, MA : Springer US, 2010Description: XIII, 123p. 40 illus. online resourceContent type: text Media type: computer Carrier type: online resourceISBN: 9781441967008Subject(s): Engineering | Computer hardware | Memory management (Computer science) | Computer Communication Networks | Software engineering | Telecommunication | Engineering | Communications Engineering, Networks | Computer Communication Networks | Signal, Image and Speech Processing | Computer Hardware | Memory Structures | Special Purpose and Application-Based SystemsAdditional physical formats: Printed edition:: No titleDDC classification: 621.382 LOC classification: TK1-9971Online resources: Click here to access online
Contents:
Equivalent Transformation Techniques -- TCAM Razor -- Bit Weaving -- All-Match Redundancy Removal -- Background -- New Architectural Approaches -- Sequential Decomposition -- Topological Transformations -- Related Work.
In: Springer eBooksSummary: Packet classification is the core component of routers, firewalls and other networking devices that enables many networking services such as packet filtering and traffic accounting. Using Ternary Content Addressable Memories (TCAMs) to perform high-speed packet classification has become the standard in industry today. While we can expect some gain in TCAM performance from improved hardware, the demands on TCAM performance (measured by the number of rules in packet classifiers) increase far more rapidly due to the explosive growth of internet services and threats. Hardware Based Packet Classification for High Speed Internet Routers presents the most recent developments in hardware based packet classification algorithms and architectures. This book describes five methods which reduce the space that classifiers occupy within TCAMs; TCAM Razor, All-Match Redundancy Removal, Bit Weaving, Sequential Decomposition, and Topological Transformations. These methods demonstrate that in most cases a substantial reduction of space is achieved. Case studies and examples are provided throughout this book. About this book: • Presents the only book in the market that exclusively covers hardware based packet classification algorithms and architectures. • Describes five methods which reduce the space that classifiers occupy within TCAMs: TCAM Razor, All-Match Redundancy Removal, Bit Weaving, Sequential Decomposition, and Topological Transformations. • Provides case studies and examples throughout. Hardware Based Packet Classification for High Speed Internet Routers is designed for professionals and researchers who work within the related field of router design. Advanced-level students concentrating on computer science and electrical engineering will also find this book valuable as a text or reference book.
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)
No physical items for this record

Equivalent Transformation Techniques -- TCAM Razor -- Bit Weaving -- All-Match Redundancy Removal -- Background -- New Architectural Approaches -- Sequential Decomposition -- Topological Transformations -- Related Work.

Packet classification is the core component of routers, firewalls and other networking devices that enables many networking services such as packet filtering and traffic accounting. Using Ternary Content Addressable Memories (TCAMs) to perform high-speed packet classification has become the standard in industry today. While we can expect some gain in TCAM performance from improved hardware, the demands on TCAM performance (measured by the number of rules in packet classifiers) increase far more rapidly due to the explosive growth of internet services and threats. Hardware Based Packet Classification for High Speed Internet Routers presents the most recent developments in hardware based packet classification algorithms and architectures. This book describes five methods which reduce the space that classifiers occupy within TCAMs; TCAM Razor, All-Match Redundancy Removal, Bit Weaving, Sequential Decomposition, and Topological Transformations. These methods demonstrate that in most cases a substantial reduction of space is achieved. Case studies and examples are provided throughout this book. About this book: • Presents the only book in the market that exclusively covers hardware based packet classification algorithms and architectures. • Describes five methods which reduce the space that classifiers occupy within TCAMs: TCAM Razor, All-Match Redundancy Removal, Bit Weaving, Sequential Decomposition, and Topological Transformations. • Provides case studies and examples throughout. Hardware Based Packet Classification for High Speed Internet Routers is designed for professionals and researchers who work within the related field of router design. Advanced-level students concentrating on computer science and electrical engineering will also find this book valuable as a text or reference book.

There are no comments on this title.

to post a comment.


Implemented and Maintained by Biju Patnaik Central Library.
For any Suggestions/Query Contact to library or Email: library@nitrkl.ac.in OR bpcl-cir@nitrkl.ac.in. Ph:91+6612462103
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.

Powered by Koha