Normal view MARC view ISBD view

High-Level Synthesis [electronic resource] : From Algorithm to Digital Circuit / edited by Philippe Coussy, Adam Morawiec.

By: Coussy, Philippe [editor.].
Contributor(s): Morawiec, Adam [editor.] | SpringerLink (Online service).
Material type: materialTypeLabelBookPublisher: Dordrecht : Springer Netherlands, 2008Description: XV, 297 p. online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9781402085888.Subject(s): Engineering | Logic design | Computer science | Systems engineering | Engineering | Circuits and Systems | Processor Architectures | Logic DesignDDC classification: 621.3815 Online resources: Click here to access online
Contents:
User Needs -- High-Level Synthesis: A Retrospective -- Catapult Synthesis: A Practical Introduction to Interactive C Synthesis -- Algorithmic Synthesis Using PICO -- High-Level SystemC Synthesis with Forte's Cynthesizer -- AutoPilot: A Platform-Based ESL Synthesis System -- “All-in-C” Behavioral Synthesis and Verification with CyberWorkBench -- Bluespec: A General-Purpose Approach to High-Level Synthesis Based on Parallel Atomic Transactions -- GAUT: A High-Level Synthesis Tool for DSP Applications -- User Guided High Level Synthesis -- Synthesis of DSP Algorithms from Infinite Precision Specifications -- High-Level Synthesis of Loops Using the Polyhedral Model -- Operation Scheduling: Algorithms and Applications -- Exploiting Bit-Level Design Techniques in Behavioural Synthesis -- High-Level Synthesis Algorithms for Power and Temperature Minimization.
In: Springer eBooksSummary: The successful usage of Hardware Description Languages like VHDL and Verilog in design flows is mainly due to the availability of efficient synthesis methods and tools that enable the translation of RTL designs into optimized gate-level implementations. Many expect that the same approach could be effectively adapted at higher levels of abstraction. In the SoCs context, the traditional IC design methodology relying on EDA tools used in a two stages design flow - a VHDL/Verilog RTL specification, followed by logical and physical synthesis - is indeed no more suitable. Thus, actual complex SoCs need new ESL level tools in order to raise the specification abstraction level up to the algorithmic / behavioral one. However, in order to provide the designers with an efficient automated path to implementation, new high-level synthesis tools and approaches are required. The main expectations from the system design teams concern both methods and tools supporting better management of the design complexity and reduction of the design cycle all together, breaking the trend to compromise evaluation of various design implementation options. Designing at higher levels of abstraction is an obvious way as it allows a better coping with the system design complexity, to verify earlier in the design process and to increase code reuse. This book presents an excellent collection of contributions addressing different aspects of high-level synthesis from both industry and academia. High-Level Synthesis: from Algorithm to Digital Circuit should be on each designer’s and CAD developer’s shelf, as well as on those of project managers who will soon embrace high level design and synthesis for all aspects of digital system design.
Tags from this library: No tags from this library for this title. Log in to add tags.
    average rating: 0.0 (0 votes)
No physical items for this record

User Needs -- High-Level Synthesis: A Retrospective -- Catapult Synthesis: A Practical Introduction to Interactive C Synthesis -- Algorithmic Synthesis Using PICO -- High-Level SystemC Synthesis with Forte's Cynthesizer -- AutoPilot: A Platform-Based ESL Synthesis System -- “All-in-C” Behavioral Synthesis and Verification with CyberWorkBench -- Bluespec: A General-Purpose Approach to High-Level Synthesis Based on Parallel Atomic Transactions -- GAUT: A High-Level Synthesis Tool for DSP Applications -- User Guided High Level Synthesis -- Synthesis of DSP Algorithms from Infinite Precision Specifications -- High-Level Synthesis of Loops Using the Polyhedral Model -- Operation Scheduling: Algorithms and Applications -- Exploiting Bit-Level Design Techniques in Behavioural Synthesis -- High-Level Synthesis Algorithms for Power and Temperature Minimization.

The successful usage of Hardware Description Languages like VHDL and Verilog in design flows is mainly due to the availability of efficient synthesis methods and tools that enable the translation of RTL designs into optimized gate-level implementations. Many expect that the same approach could be effectively adapted at higher levels of abstraction. In the SoCs context, the traditional IC design methodology relying on EDA tools used in a two stages design flow - a VHDL/Verilog RTL specification, followed by logical and physical synthesis - is indeed no more suitable. Thus, actual complex SoCs need new ESL level tools in order to raise the specification abstraction level up to the algorithmic / behavioral one. However, in order to provide the designers with an efficient automated path to implementation, new high-level synthesis tools and approaches are required. The main expectations from the system design teams concern both methods and tools supporting better management of the design complexity and reduction of the design cycle all together, breaking the trend to compromise evaluation of various design implementation options. Designing at higher levels of abstraction is an obvious way as it allows a better coping with the system design complexity, to verify earlier in the design process and to increase code reuse. This book presents an excellent collection of contributions addressing different aspects of high-level synthesis from both industry and academia. High-Level Synthesis: from Algorithm to Digital Circuit should be on each designer’s and CAD developer’s shelf, as well as on those of project managers who will soon embrace high level design and synthesis for all aspects of digital system design.

There are no comments for this item.

Log in to your account to post a comment.


Implemented and Maintained by Biju Patnaik Central Library.
For any Suggestions/Query Contact to library or Email: library@nitrkl.ac.in OR bpcl-cir@nitrkl.ac.in. Ph:91+6612462103
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.

Powered by Koha